riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 RegisterRouter: minLatency is never more than 1

Browse Source
This commit is contained in:
Henry Cook 2016-09-22 15:36:13 -07:00 committed by Wesley W. Terpstra
parent a3e88fa13a
commit 391be8d740
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/uncore/tilelink2/RegisterRouter.scala
View File

@ -3,7 +3,7 @@
package uncore.tilelink2 package uncore.tilelink2
import Chisel._ import Chisel._
import scala.math.max import scala.math.{min,max}
class TLRegisterNode(address: AddressSet, concurrency: Int = 0, beatBytes: Int = 4, undefZero: Boolean = true) class TLRegisterNode(address: AddressSet, concurrency: Int = 0, beatBytes: Int = 4, undefZero: Boolean = true)
extends TLManagerNode(beatBytes, TLManagerParameters( extends TLManagerNode(beatBytes, TLManagerParameters(
@ -12,7 +12,7 @@ class TLRegisterNode(address: AddressSet, concurrency: Int = 0, beatBytes: Int =
supportsPutPartial = TransferSizes(1, beatBytes), supportsPutPartial = TransferSizes(1, beatBytes),
supportsPutFull = TransferSizes(1, beatBytes), supportsPutFull = TransferSizes(1, beatBytes),
fifoId = Some(0)), // requests are handled in order fifoId = Some(0)), // requests are handled in order
minLatency = max(concurrency, 1)) // the Queue adds at least one cycle minLatency = min(concurrency, 1)) // the Queue adds at least one cycle
{ {
require (address.contiguous) require (address.contiguous)