riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

strip DMA and RoCC CSRs out of rocket and uncore (#201)

Browse Source
This commit is contained in:
Howard Mao
2016-08-15 23:08:55 -07:00
committed by Andrew Waterman
parent 47a0c880a4
commit 38e0967816
9 changed files with 1 additions and 977 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
groundtest/src/main/scala/Tile.scala
View File

@ -11,8 +11,7 @@ import cde.{Parameters, Field}
case object BuildGroundTest extends Field[Parameters => GroundTest]
case class GroundTestTileSettings(
uncached: Int = 0, cached: Int = 0, ptw: Int = 0,
maxXacts: Int = 1, csrs: Int = 0)
uncached: Int = 0, cached: Int = 0, ptw: Int = 0, maxXacts: Int = 1)
case object GroundTestKey extends Field[Seq[GroundTestTileSettings]]
case object GroundTestId extends Field[Int]