riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

reset -> resetVal, getReset -> reset

Browse Source
This commit is contained in:
Huy Vo committed 2013-08-12 20:51:54 -07:00
1 parent 1a9e43aa11
commit 387cf0ebe0
6 files changed
+11 -11
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/tile.scala
+1 -1
View File
@@ -19,7 +19,7 @@ case class RocketConfiguration(tl: TileLinkConfiguration,
if (fastLoadByte) require(fastLoadWord)
}
class Tile(resetSignal: Bool = null)(confIn: RocketConfiguration) extends Module(reset = resetSignal) with ClientCoherenceAgent
class Tile(resetSignal: Bool = null)(confIn: RocketConfiguration) extends Module(_reset = resetSignal) with ClientCoherenceAgent
{
val memPorts = 2 + confIn.vec
val dcachePortId = 0