riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

tilelink2: bring IntNode parameters up to the current standard

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-03-02 21:19:22 -08:00
1 parent 5bd9f18e5b
commit 38489ad9b0
7 files changed
+23 -16
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/uncore/tilelink2/RegisterRouter.scala
+1 -1
View File
@@ -99,7 +99,7 @@ abstract class TLRegisterRouterBase(devname: String, devcompat: Seq[String], val
{
val device = new SimpleDevice(devname, devcompat)
val node = TLRegisterNode(address, device, "reg", concurrency, beatBytes, undefZero, executable)
val intnode = IntSourceNode(interrupts, Seq(Resource(device, "int")))
val intnode = IntSourceNode(IntSourcePortSimple(num = interrupts, resources = Seq(Resource(device, "int"))))
}
case class TLRegBundleArg(interrupts: util.HeterogeneousBag[Vec[Bool]], in: util.HeterogeneousBag[TLBundle])(implicit val p: Parameters)