riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Remove vestigial control signals

Browse Source
This commit is contained in:
Andrew Waterman 2014-06-03 10:28:42 -07:00
parent 04593d433e
commit 3828c628c3
1 changed files with 0 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
rocket/src/main/scala/ctrl.scala
View File

@ -311,12 +311,6 @@ class Control(implicit conf: RocketConfiguration) extends Module
val dpath = new CtrlDpathIO val dpath = new CtrlDpathIO
val imem = new CPUFrontendIO()(conf.icache) val imem = new CPUFrontendIO()(conf.icache)
val dmem = new HellaCacheIO()(conf.dcache) val dmem = new HellaCacheIO()(conf.dcache)
val dtlb_val = Bool(OUTPUT)
val dtlb_kill = Bool(OUTPUT)
val dtlb_rdy = Bool(INPUT)
val dtlb_miss = Bool(INPUT)
val xcpt_dtlb_ld = Bool(INPUT)
val xcpt_dtlb_st = Bool(INPUT)
val fpu = new CtrlFPUIO val fpu = new CtrlFPUIO
val rocc = new RoCCInterface().flip val rocc = new RoCCInterface().flip
} }