riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Refining tilelink interface

Browse Source
This commit is contained in:
Henry Cook 2012-02-22 12:14:57 -08:00
parent b9c42a80c8
commit 33a26424bd
1 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
uncore/coherence.scala
View File

@ -39,12 +39,12 @@ class TransactionFinish extends Bundle {
}
class ioTileLink extends Bundle {
val xact_init = new TransactionInit().asOutput
val xact_abort = new TransactionAbort().asInput
val probe_req = new ProbeRequest().asInput
val probe_rep = new ProbeReply().asOutput
val xact_rep = new TransactionReply().asInput
val xact_finish = new TransactionFinish().asOutput
val xact_init = (new ioDecoupled) { new TransactionInit() }.flip
val xact_abort = (new ioDecoupled) { new TransactionAbort() }
val probe_req = (new ioDecoupled) { new ProbeRequest() }
val probe_rep = (new ioDecoupled) { new ProbeReply() }.flip
val xact_rep = (new ioDecoupled) { new TransactionReply() }
val xact_finish = (new ioDecoupled) { new TransactionFinish() }.flip
}
trait CoherencePolicy {
@ -130,4 +130,6 @@ trait FourStateCoherence extends CoherencePolicy {
}
}
}