riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Get rid of paddrBits from SystemBus (#1029)

Browse Source
This commit is contained in:
Andrew Waterman authored and GitHub committed 2017-10-04 12:11:37 -07:00
1 parent 5232a29d7d
commit 32fda51a2c
2 files changed
+6 -3
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/coreplex/SystemBus.scala
-1
View File
@@ -125,5 +125,4 @@ trait HasSystemBus extends HasInterruptBus {
val sbus = LazyModule(new SystemBus(sbusParams))
def sharedMemoryTLEdge: TLEdge = sbus.busView
def paddrBits: Int = sbus.busView.bundle.addressBits
}