riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Get rid of paddrBits from SystemBus (#1029)

Browse Source
This commit is contained in:
Andrew Waterman
2017-10-04 12:11:37 -07:00
committed by GitHub
parent 5232a29d7d
commit 32fda51a2c
2 changed files with 6 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/coreplex/RocketCoreplex.scala
View File

@ -109,8 +109,12 @@ trait HasRocketTilesModuleImp extends LazyModuleImp
with HasPeripheryDebugModuleImp {
val outer: HasRocketTiles
// TODO make this less gross and/or support tiles with differently sized reset vectors
def resetVectorBits: Int = outer.paddrBits
def resetVectorBits: Int = {
// Consider using the minimum over all widths, rather than enforcing homogeneity
val vectors = outer.rocket_tiles.map(_.module.io.reset_vector)
require(vectors.tail.forall(_.getWidth == vectors.head.getWidth))
vectors.head.getWidth
}
val rocket_tile_inputs = dontTouch(Wire(Vec(outer.nRocketTiles, new ClockedRocketTileInputs()(p.alterPartial {
case SharedMemoryTLEdge => outer.sharedMemoryTLEdge
})))) // dontTouch keeps constant prop from sucking these signals into the tile