riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

coreplex: buses are now LazyModules with LazyScope

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-09-26 14:58:56 -07:00
1 parent da40573a64
commit 31a934bec0
5 files changed
+6 -5
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/tilelink/Bus.scala
+2 -1
View File
@@ -21,7 +21,8 @@ trait TLBusParams {
def blockOffset: Int = log2Up(blockBytes)
}
abstract class TLBusWrapper(params: TLBusParams, val busName: String)(implicit p: Parameters) extends TLBusParams {
abstract class TLBusWrapper(params: TLBusParams, val busName: String)(implicit p: Parameters)
extends SimpleLazyModule with LazyScope with TLBusParams {
val beatBytes = params.beatBytes
val blockBytes = params.blockBytes