riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: buses are now LazyModules with LazyScope

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-09-26 14:58:18 -07:00
parent da40573a64
commit 31a934bec0
5 changed files with 6 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/PeripheryBus.scala
View File

@ -45,7 +45,7 @@ trait HasPeripheryBus extends HasSystemBus {
private val pbusParams = p(PeripheryBusKey)
val pbusBeatBytes = pbusParams.beatBytes
val pbus = new PeripheryBus(pbusParams)
val pbus = LazyModule(new PeripheryBus(pbusParams))
// The peripheryBus hangs off of systemBus; here we convert TL-UH -> TL-UL
pbus.fromSystemBus := sbus.toPeripheryBus()