riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

tilelink: Error device supports Acquire

Browse Source 
We need this if we want to divert traffic to it from a TL-C slave.
This commit is contained in:
Wesley W. Terpstra committed 2017-07-27 18:32:58 -07:00
1 parent 651da73d89
commit 2e4f1611ed
4 files changed
+59 -30
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/amba/axi4/Test.scala
+2 -2
View File
@@ -98,10 +98,10 @@ class AXI4FuzzSlave()(implicit p: Parameters) extends LazyModule with HasFuzzTar
val node = AXI4InputNode()
val xbar = LazyModule(new TLXbar)
val ram = LazyModule(new TLRAM(fuzzAddr))
val error= LazyModule(new TLError(ErrorParams(Seq(AddressSet(0x1800, 0xff)))))
val error= LazyModule(new TLError(ErrorParams(Seq(AddressSet(0x1800, 0xff)), maxTransfer = 256)))
ram.node := TLFragmenter(4, 16)(xbar.node)
error.node := TLFragmenter(4, 16)(xbar.node)
error.node := xbar.node
xbar.node :=
TLFIFOFixer()(