riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

make CLOCK_PERIOD actually be the clock period, instead of half of the clock period

Browse Source
This commit is contained in:
Scott Johnson 2016-08-19 14:44:48 -07:00
parent 4dbcc568dc
commit 2d12f6689c
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vsim/Makefrag
View File

@ -39,7 +39,7 @@ VCS_OPTS = -notice -line +lint=all,noVCDE,noONGS,noUI -error=PCWM-L -timescale=1
$(RISCV)/lib/libfesvr.so \ $(RISCV)/lib/libfesvr.so \
-sverilog \ -sverilog \
+incdir+$(generated_dir) \ +incdir+$(generated_dir) \
+define+CLOCK_PERIOD=0.5 $(sim_vsrcs) $(sim_csrcs) \ +define+CLOCK_PERIOD=1.0 $(sim_vsrcs) $(sim_csrcs) \
+define+PRINTF_COND=$(TB).printf_cond \ +define+PRINTF_COND=$(TB).printf_cond \
+define+STOP_COND=!$(TB).reset \ +define+STOP_COND=!$(TB).reset \
+define+RANDOMIZE \ +define+RANDOMIZE \

2
vsrc/TestDriver.v
View File

@ -5,7 +5,7 @@ module TestDriver;
reg clk = 1'b0; reg clk = 1'b0;
reg reset = 1'b1; reg reset = 1'b1;
always #`CLOCK_PERIOD clk = ~clk; always #(`CLOCK_PERIOD/2.0) clk = ~clk;
initial #777.7 reset = 0; initial #777.7 reset = 0;
// Read input arguments and initialize // Read input arguments and initialize