riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

bump chisel and rocket

Browse Source
This commit is contained in:
Andrew Waterman
2016-06-06 21:24:55 -07:00
parent 5495705acf
commit 2c17f828b6
3 changed files with 3 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
chisel3

Submodule chisel3 updated: 0b6f6b67f9...dc2175b0eb

5
project/build.scala
View File

@ -15,10 +15,7 @@ object BuildSettings extends Build {
libraryDependencies ++= Seq("org.scala-lang" % "scala-reflect" % scalaVersion.value)
)
lazy val chiselMacros = project in file("chisel3/chiselMacros")
lazy val chiselFrontend = project in file("chisel3/chiselFrontend")
lazy val chisel = project in file("chisel" + sys.env.getOrElse("CHISEL_VERSION", 2)) dependsOn(chiselMacros, chiselFrontend)
lazy val chisel = project in file("chisel" + sys.env.getOrElse("CHISEL_VERSION", 2))
lazy val cde = project in file("context-dependent-environments")
lazy val hardfloat = project.dependsOn(chisel)
lazy val junctions = project.dependsOn(chisel, cde)

2
rocket

Submodule rocket updated: b42ff4233d...40e8179ba5