riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fixed typo that broke illegal instruction exception

Browse Source
This commit is contained in:
Rimas Avizienis 2011-11-13 01:17:33 -08:00
parent 7b3c34a341
commit 29d44b8bc5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/ctrl.scala
View File

@ -367,7 +367,7 @@ class rocketCtrl extends Component
mem_reg_xcpt_ma_inst <== ex_reg_xcpt_ma_inst;
mem_reg_xcpt_itlb <== ex_reg_xcpt_itlb;
mem_reg_xcpt_illegal <== mem_reg_xcpt_illegal;
mem_reg_xcpt_illegal <== ex_reg_xcpt_illegal;
mem_reg_xcpt_privileged <== ex_reg_xcpt_privileged;
// mem_reg_xcpt_fpu <== Bool(false);
mem_reg_xcpt_syscall <== ex_reg_xcpt_syscall;