riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Update README.md

Browse Source 
Fixed path to Configs.scala
This commit is contained in:
roman3017 2016-09-11 18:26:56 -07:00 committed by Howard Mao
parent a10d058e1a
commit 2979badf75
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -419,7 +419,7 @@ tests and benchmarks.
By now, you probably figured out that all generated files have a configuration
name attached, e.g. DefaultConfig. Take a look at
src/main/scala/Configs.scala. Search for NSets and NWays defined in
src/main/scala/rocketchip/Configs.scala. Search for NSets and NWays defined in
BaseConfig. You can change those numbers to get a Rocket core with different
cache parameters. For example, by changing L1I, NWays to 4, you will get
a 32KB 4-way set-associative L1 instruction cache rather than a 16KB 2-way