riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tie off invalidate_lr in RoCC

Browse Source
This commit is contained in:
Howard Mao 2016-08-31 09:44:32 -07:00
parent bb578494d8
commit 27c674972c
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/rocket/rocc.scala
View File

@ -58,6 +58,7 @@ class RoCCInterface(implicit p: Parameters) extends CoreBundle()(p) {
abstract class RoCC(implicit p: Parameters) extends CoreModule()(p) {
val io = new RoCCInterface
io.mem.req.bits.phys := Bool(true) // don't perform address translation
io.mem.invalidate_lr := Bool(false) // don't mess with LR/SC
}
class AccumulatorExample(n: Int = 4)(implicit p: Parameters) extends RoCC()(p) {