riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix ignt_q logic

Browse Source
This commit is contained in:
Howard Mao 2016-06-14 16:07:02 -07:00
parent 16bfbda3c9
commit 2789e60b6b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/trackers.scala
View File

@ -385,7 +385,7 @@ trait AcceptsInnerAcquires extends HasAcquireMetadataBuffer
def innerAcquire(can_alloc: Bool, next: UInt) {
// Enqueue some metadata information that we'll use to make coherence updates with later
ignt_q.io.enq.valid := iacq_is_allocating || (iacq_is_merging && !iacq_same_xact)
ignt_q.io.enq.valid := iacq_is_allocating || (iacq_is_merging && io.iacq().first())
ignt_q.io.enq.bits := io.iacq()
// Use the outputs of the queue to make further messages