riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Disable Mul early out by default if XLen == 32

Browse Source 
With a default unroll of 8, it doesn't help performance, but costs area.
This commit is contained in:
Andrew Waterman 2016-09-12 16:50:08 -07:00
parent 96185e4b16
commit 266a2f24bd
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/Configs.scala
View File

@ -125,7 +125,7 @@ class BaseCoreplexConfig extends Config (
case FastLoadByte => false case FastLoadByte => false
case XLen => 64 case XLen => 64
case FPUKey => Some(FPUConfig()) case FPUKey => Some(FPUConfig())
case MulDivKey => Some(MulDivConfig(mulUnroll = 8, mulEarlyOut = true, divEarlyOut = true)) case MulDivKey => Some(MulDivConfig(mulUnroll = 8, mulEarlyOut = (site(XLen) > 32), divEarlyOut = true))
case UseAtomics => true case UseAtomics => true
case UseCompressed => true case UseCompressed => true
case DMKey => new DefaultDebugModuleConfig(site(NTiles), site(XLen)) case DMKey => new DefaultDebugModuleConfig(site(NTiles), site(XLen))