riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

merge data wmask bugfix

Browse Source
This commit is contained in:
Henry Cook 2015-03-17 04:58:54 -07:00
parent fd8f6ff026
commit 257dcedcb3
2 changed files with 10 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
uncore/src/main/scala/cache.scala
View File

@ -648,7 +648,9 @@ class L2AcquireTracker(trackerId: Int, bankId: Int) extends L2XactTracker {
amoalu.io.rhs := data_buffer.head // default
def mergeDataPut(beat: UInt, wmask: UInt, put_data: UInt) {
data_buffer(beat) := ~wmask & data_buffer(beat) | wmask & put_data
val full = FillInterleaved(8, wmask)
data_buffer(beat) := (~full & data_buffer(beat)) | (full & put_data)
wmask_buffer(beat) := wmask | wmask_buffer(beat)
}
def mergeData(dataBits: Int)(beat: UInt, incoming: UInt) {
@ -656,10 +658,10 @@ class L2AcquireTracker(trackerId: Int, bankId: Int) extends L2XactTracker {
val new_data = data_buffer(beat) // Newly Put data is already in the buffer
amoalu.io.lhs := old_data >> xact.amo_shift_bits()
amoalu.io.rhs := new_data >> xact.amo_shift_bits()
val valid_beat = (xact.is(Acquire.putBlockType) || xact.addr_beat === beat)
val wmask = Fill(dataBits, valid_beat) & wmask_buffer(beat)
val valid_beat = (xact.isBuiltInType(Acquire.putBlockType) || xact.addr_beat === beat)
val wmask = Fill(dataBits, valid_beat) & FillInterleaved(8, wmask_buffer(beat))
data_buffer(beat) := ~wmask & old_data |
wmask & Mux(xact.is(Acquire.putAtomicType),
wmask & Mux(xact.isBuiltInType(Acquire.putAtomicType),
amoalu.io.out << xact.amo_shift_bits(),
new_data)
when(xact.is(Acquire.putAtomicType) && valid_beat) { amo_result := old_data }
@ -952,7 +954,6 @@ class L2AcquireTracker(trackerId: Int, bankId: Int) extends L2XactTracker {
val beat = io.iacq().addr_beat
when(io.iacq().hasData()) {
mergeDataPut(beat, io.iacq().wmask(), io.iacq().data)
wmask_buffer(beat) := io.iacq().wmask() | wmask_buffer(beat)
//iacq_data_valid(beat) := Bool(true)
pending_writes := pending_writes | UIntToOH(io.iacq().addr_beat)
}

7
uncore/src/main/scala/tilelink.scala
View File

@ -106,10 +106,11 @@ class Acquire extends ClientToManagerChannel
def amo_shift_bits(dummy: Int = 0) = UInt(amoAluOperandBits)*amo_offset()
def wmask(dummy: Int = 0) =
Mux(isBuiltInType(Acquire.putAtomicType),
FillInterleaved(amoAluOperandBits, UIntToOH(amo_offset())),
FillInterleaved(amoAluOperandBits/8, UIntToOH(amo_offset())),
Mux(isBuiltInType(Acquire.putBlockType) || isBuiltInType(Acquire.putType),
FillInterleaved(8, union(tlWriteMaskBits, 1)),
UInt(0, width = tlDataBits)))
union(tlWriteMaskBits, 1),
UInt(0, width = tlWriteMaskBits)))
def full_wmask(dummy: Int = 0) = FillInterleaved(8, wmask())
def addr(dummy: Int = 0) = Cat(this.addr_block, this.addr_beat, this.addr_byte())