riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix requirement in Comparator

Browse Source
This commit is contained in:
Howard Mao 2016-06-23 15:47:09 -07:00
parent 6fb07b1b79
commit 238ce99f5c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
groundtest/src/main/scala/comparator.scala
View File

@ -355,7 +355,7 @@ class ComparatorTile(resetSignal: Bool)(implicit val p: Parameters) extends Tile
{
// Make sure we are configured correctly
require (nCachedTileLinkPorts == 1)
require (nUncachedTileLinkPorts == nTargets + 1)
require (nUncachedTileLinkPorts == nTargets)
val core = Module(new ComparatorCore)