riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Add a queue for timing QoR between L2->MMIO network (#217)

Browse Source
This commit is contained in:
mwachs5 2016-08-19 22:51:49 -07:00 committed by Andrew Waterman
parent ceff6dd0c8
commit 22ffe36258
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/coreplex/Coreplex.scala
View File

@ -193,7 +193,9 @@ class DefaultOuterMemorySystem(implicit p: Parameters) extends OuterMemorySystem
case InnerTLId => "L1toL2" case InnerTLId => "L1toL2"
case OuterTLId => "L2toMMIO" case OuterTLId => "L2toMMIO"
}))) })))
io.mmio <> mmioManager.io.outer
io.mmio.acquire <> Queue(mmioManager.io.outer.acquire, 1)
mmioManager.io.outer.grant <> Queue(io.mmio.grant, 1)
// Wire the tiles to the TileLink client ports of the L1toL2 network, // Wire the tiles to the TileLink client ports of the L1toL2 network,
// and coherence manager(s) to the other side // and coherence manager(s) to the other side