riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

temporary fix to match bit widths for Mem

Browse Source
This commit is contained in:
Yunsup Lee 2012-02-29 17:09:31 -08:00
parent 012da6002e
commit 20d0088f66
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/fpu.scala
View File

@ -615,7 +615,7 @@ class rocketFPU(sfma_latency: Int, dfma_latency: Int) extends Component
Mux(wsrc === UFix(2), fastpipe.io.exc_d, Mux(wsrc === UFix(2), fastpipe.io.exc_d,
fastpipe.io.exc_s))) fastpipe.io.exc_s)))
val waddr = winfo(0).toUFix >> UFix(2) val waddr = winfo(0).toUFix >> UFix(2)
regfile.write(waddr, wdata, wen(0)) regfile.write(waddr(4,0), wdata, wen(0))
when (wb_reg_valid && wb_ctrl.toint || wen(0)) { when (wb_reg_valid && wb_ctrl.toint || wen(0)) {
fsr_exc := fsr_exc | fsr_exc := fsr_exc |