riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

CoreplexNetwork: don't force a buffer on the coherence manager

Browse Source 
Let the l2Config.coherenceManager create its own appropriate buffers.
This can matter if you need to make sure the buffer is in the right
place in the hierarchy for hierarchical place and route.
This commit is contained in:
Wesley W. Terpstra 2017-06-14 14:27:23 -07:00
parent 4a15d47061
commit 1f8c4ba4ca
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/CoreplexNetwork.scala
View File

@ -173,7 +173,7 @@ trait BankedL2CoherenceManagers extends CoreplexNetwork {
val node = TLOutputNode() val node = TLOutputNode()
for (bank <- 0 until l2Config.nBanksPerChannel) { for (bank <- 0 until l2Config.nBanksPerChannel) {
val offset = (bank * l2Config.nMemoryChannels) + channel val offset = (bank * l2Config.nMemoryChannels) + channel
in := TLBuffer(BufferParams.flow, BufferParams.none)(l1tol2.node) in := l1tol2.node
node := TLFilter(AddressSet(offset * l1tol2_lineBytes, mask))(out) node := TLFilter(AddressSet(offset * l1tol2_lineBytes, mask))(out)
} }
node node