riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

[tilelink2] allow TL monitors to be globally enabled or disabled (#392)

Browse Source
This commit is contained in:
Henry Cook
2016-10-09 12:34:10 -07:00
committed by GitHub
parent 53360f4c2c
commit 1e69a2dc1c
3 changed files with 27 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
src/main/scala/rocketchip/Configs.scala
View File

@ -33,6 +33,7 @@ class BasePlatformConfig extends Config(
dataBits = edgeDataBits,
addrBits = site(PAddrBits),
idBits = site(EdgeIDBits))
case TLEmitMonitors => true
case TLKey("EdgetoSlave") =>
site(TLKey("L1toL2")).copy(dataBeats = edgeDataBeats)
case TLKey("MCtoEdge") =>
@ -201,3 +202,17 @@ class With64BitPeriphery extends Config (
case PeripheryBusKey => PeripheryBusConfig(arithAMO = true, beatBytes = 8)
}
)
class WithTLMonitors extends Config (
(pname, site, here) => pname match {
case TLEmitMonitors => true
case _ => throw new CDEMatchError
}
)
class WithoutTLMonitors extends Config (
(pname, site, here) => pname match {
case TLEmitMonitors => false
case _ => throw new CDEMatchError
}
)