riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

move htif to uncore

This commit is contained in:
Yunsup Lee 2013-11-07 13:19:19 -08:00
parent ad1d8f219e
commit 1d6d4b4e96
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket

@ -1 +1 @@
Subproject commit b1012b251061631fe00bcdd5327a1e2fba1e6f61
Subproject commit f015a75dd39cc5dae2aafeb23715273a5b5a614a

2
src/main/scala/RocketChip.scala
View File

@ -157,7 +157,7 @@ class Uncore(htif_width: Int, tileList: Seq[ClientCoherenceAgent])(implicit conf
val mem_backup = new ioMemSerialized(htif_width)
val mem_backup_en = Bool(INPUT)
}
val htif = Module(new RocketHTIF(htif_width, conf.nSCR))
val htif = Module(new HTIF(htif_width, PCR.RESET, conf.nSCR))
val outmemsys = Module(new OuterMemorySystem(htif_width, tileList :+ htif))
val incoherentWithHtif = (io.incoherent :+ Bool(true).asInput)
outmemsys.io.incoherent := incoherentWithHtif

2
src/main/scala/fpga.scala
View File

@ -45,7 +45,7 @@ class FPGAUncore(htif_width: Int, tileList: Seq[ClientCoherenceAgent])(implicit
val htif = Vec.fill(conf.nTiles){new HTIFIO(conf.nTiles)}.flip
val incoherent = Vec.fill(conf.nTiles){Bool()}.asInput
}
val htif = Module(new RocketHTIF(htif_width, conf.nSCR))
val htif = Module(new HTIF(htif_width, PCR.RESET, conf.nSCR))
val outmemsys = Module(new FPGAOuterMemorySystem(htif_width, tileList :+ htif))
val incoherentWithHtif = (io.incoherent :+ Bool(true).asInput)
outmemsys.io.incoherent := incoherentWithHtif

2
uncore

@ -1 +1 @@
Subproject commit c0d3194ff8850a90b0d43c92c5e99e77a779f7c8
Subproject commit df449873bef7a5b657895e5e43b4f5b3941f549e