riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

remove extraneous constants

Browse Source
This commit is contained in:
Andrew Waterman 2012-02-27 17:49:48 -08:00
parent 3d96a2d4f0
commit 1d41a41afa
2 changed files with 0 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
rocket/src/main/scala/consts.scala
View File

@ -207,11 +207,6 @@ object Constants
val DTLB_ENTRIES = 8; val DTLB_ENTRIES = 8;
val ITLB_ENTRIES = 8; val ITLB_ENTRIES = 8;
// physical memory size (# 8K pages)
// if you change this value, make sure to also change MEMORY_SIZE variable in memif.h
val MEMSIZE_PAGES = 0x8000; // 256 megs
val MEMSIZE_BYTES = MEMSIZE_PAGES*8192;
val START_ADDR = 0x2000; val START_ADDR = 0x2000;
val HAVE_RVC = false val HAVE_RVC = false

3
rocket/src/main/scala/dtlb.scala
View File

@ -141,9 +141,6 @@ class rocketDTLB(entries: Int) extends Component
} }
} }
// exception check
val outofrange = !tlb_miss && (io.cpu_resp.ppn > UFix(MEMSIZE_PAGES, PPN_BITS));
val access_fault_ld = val access_fault_ld =
tlb_hit && (req_load || req_amo) && tlb_hit && (req_load || req_amo) &&
((status_s && !sr_array(tag_hit_addr).toBool) || ((status_s && !sr_array(tag_hit_addr).toBool) ||