riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

don't use latches on mem ports for fpga

Browse Source
This commit is contained in:
Scott Beamer 2014-09-22 16:42:33 -07:00 committed by Yunsup Lee
parent f4e6cd75ab
commit 1a101f8de5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
fsim/fpga_mem_gen
View File

@ -6,7 +6,7 @@
import sys import sys
import math import math
use_latches = 1 use_latches = False
module_template = '''module %s( module_template = '''module %s(