riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Remove deprecated custom-CSR support

Browse Source
This commit is contained in:
Andrew Waterman
2017-09-20 13:43:25 -07:00
parent 5232a29d7d
commit 190d5c50d9
2 changed files with 0 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/RocketCore.scala
View File

@ -23,7 +23,6 @@ case class RocketCoreParams(
nBreakpoints: Int = 1,
nPMPs: Int = 8,
nPerfCounters: Int = 0,
nCustomMRWCSRs: Int = 0,
nL2TLBEntries: Int = 0,
mtvecInit: Option[BigInt] = Some(BigInt(0)),
mtvecWritable: Boolean = true,
@ -49,7 +48,6 @@ trait HasRocketCoreParameters extends HasCoreParameters {
val nBreakpoints = rocketParams.nBreakpoints
val nPMPs = rocketParams.nPMPs
val nPerfCounters = rocketParams.nPerfCounters
val nCustomMrwCsrs = rocketParams.nCustomMRWCSRs
val mtvecInit = rocketParams.mtvecInit
val mtvecWritable = rocketParams.mtvecWritable