riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: name LazyModules

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-09-12 12:16:28 -07:00
parent 1fedabcb55
commit 17ba209ed0
2 changed files with 16 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
src/main/scala/coreplex/Configs.scala
View File

@ -185,14 +185,21 @@ class WithRoccExample extends Config((site, here, up) => {
Seq(
RoCCParams(
opcodes = OpcodeSet.custom0,
generator = (p: Parameters) => LazyModule(new AccumulatorExample()(p))),
generator = (p: Parameters) => {
val accumulator = LazyModule(new AccumulatorExample()(p))
accumulator}),
RoCCParams(
opcodes = OpcodeSet.custom1,
generator = (p: Parameters) => LazyModule(new TranslatorExample()(p)),
generator = (p: Parameters) => {
val translator = LazyModule(new TranslatorExample()(p))
translator},
nPTWPorts = 1),
RoCCParams(
opcodes = OpcodeSet.custom2,
generator = (p: Parameters) => LazyModule(new CharacterCountExample()(p)))
generator = (p: Parameters) => {
val counter = LazyModule(new CharacterCountExample()(p))
counter
})
))
}
})