riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tile: intSinkNode belongs in HasExternalInterrupts

Browse Source
This commit is contained in:
Henry Cook
2018-01-08 19:38:10 -08:00
parent 11e5b620f8
commit 15c54b1c5a
2 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/tile/BaseTile.scala
View File

@ -135,7 +135,6 @@ abstract class BaseTile(tileParams: TileParams, val crossing: CoreplexClockCross
protected val tlMasterXbar = LazyModule(new TLXbar)
protected val tlSlaveXbar = LazyModule(new TLXbar)
protected val intXbar = LazyModule(new IntXbar)
protected val intSinkNode = IntSinkNode(IntSinkPortSimple())
def connectTLSlave(node: TLNode, bytes: Int) {
DisableMonitors { implicit p =>