riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink: Filter now support arbitrary filter functions

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-07-31 16:00:21 -07:00
parent 7adfd5c431
commit 13d3ffbcaa
2 changed files with 71 additions and 26 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/MemoryBus.scala
View File

@ -68,7 +68,7 @@ trait HasMemoryBus extends HasSystemBus with HasPeripheryBus with HasInterruptBu
for (bank <- 0 until nBanksPerChannel) {
val offset = (bank * nMemoryChannels) + channel
in := sbus.toMemoryBus
mbus.fromCoherenceManager := TLFilter(AddressSet(offset * blockBytes, mask))(out)
mbus.fromCoherenceManager := TLFilter(TLFilter.Mmask(AddressSet(offset * blockBytes, mask)))(out)
}
mbus
}