riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fix mtime RegField handling

Browse Source 
RegField.bytes was unconditionally overwriting mtime, preventing it
from ever ticking.  Avoid RegField.bytes by splitting mtime into
a Seq of words.
This commit is contained in:
Andrew Waterman 2016-09-20 15:00:52 -07:00
parent 6f6480ad9f
commit 12d0c00822
1 changed files with 18 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
src/main/scala/uncore/devices/Prci.scala
View File

@ -46,22 +46,25 @@ trait CoreplexLocalInterrupterModule extends Module with HasRegMap with MixCorep
val io: CoreplexLocalInterrupterBundle val io: CoreplexLocalInterrupterBundle
val timeWidth = 64 val timeWidth = 64
val time = Reg(init=UInt(0, width = timeWidth)) val regWidth = 32
when (io.rtcTick) { time := time + UInt(1) } // demand atomic accesses for RV64
require(c.beatBytes == (p(rocket.XLen) min timeWidth)/8)
val timecmp = Seq.fill(p(NTiles)) { Reg(UInt(width = timeWidth)) } val time = Seq.fill(timeWidth/regWidth)(Reg(init=UInt(0, width = regWidth)))
when (io.rtcTick) {
val newTime = time.asUInt + 1
for ((reg, i) <- time zip (0 until timeWidth by regWidth))
reg := newTime >> i
}
val timecmp = Seq.fill(p(NTiles)) { Seq.fill(timeWidth/regWidth)(Reg(UInt(width = regWidth))) }
val ipi = Seq.fill(p(NTiles)) { RegInit(UInt(0, width = 1)) } val ipi = Seq.fill(p(NTiles)) { RegInit(UInt(0, width = 1)) }
for ((tile, i) <- io.tiles zipWithIndex) { for ((tile, i) <- io.tiles zipWithIndex) {
tile.msip := ipi(i)(0) tile.msip := ipi(i)(0)
tile.mtip := time >= timecmp(i) tile.mtip := time.asUInt >= timecmp(i).asUInt
} }
def pad = RegField(8) // each use is a new field
val ipi_fields = ipi.map(r => Seq(RegField(1, r), RegField(7), pad, pad, pad)).flatten
val timecmp_fields = timecmp.map(RegField.bytes(_)).flatten
val time_fields = Seq.fill(c.timeOffset % c.beatBytes)(pad) ++ RegField.bytes(time)
/* 0000 msip hart 0 /* 0000 msip hart 0
* 0004 msip hart 1 * 0004 msip hart 1
* 4000 mtimecmp hart 0 lo * 4000 mtimecmp hart 0 lo
@ -76,9 +79,11 @@ trait CoreplexLocalInterrupterModule extends Module with HasRegMap with MixCorep
val time_base = c.timeOffset / c.beatBytes val time_base = c.timeOffset / c.beatBytes
regmap(( regmap((
RegField.split(ipi_fields, ipi_base, c.beatBytes) ++ RegField.split(makeRegFields(ipi), ipi_base, c.beatBytes) ++
RegField.split(timecmp_fields, timecmp_base, c.beatBytes) ++ RegField.split(makeRegFields(timecmp.flatten), timecmp_base, c.beatBytes) ++
RegField.split(time_fields, time_base, c.beatBytes)):_*) RegField.split(makeRegFields(time), time_base, c.beatBytes)):_*)
def makeRegFields(s: Seq[UInt]) = s.map(r => RegField(regWidth, r))
} }
/** Power, Reset, Clock, Interrupt */ /** Power, Reset, Clock, Interrupt */