riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

synchronizers: I learn how foldRight works

Browse Source
This commit is contained in:
Megan Wachs 2017-09-07 10:46:55 -07:00
parent 1da6cb85ab
commit 126d56b254
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/util/ShiftReg.scala
View File

@ -11,7 +11,7 @@ object ShiftRegInit {
def apply[T <: Data](in: T, n: Int, init: T, name: Option[String] = None): T = def apply[T <: Data](in: T, n: Int, init: T, name: Option[String] = None): T =
(0 until n).foldRight(in) { (0 until n).foldRight(in) {
case (next, i) => { case (i, next) => {
val r = Reg(next, next = next, init = init) val r = Reg(next, next = next, init = init)
name.foreach { na => r.suggestName(s"${na}_${i}") } name.foreach { na => r.suggestName(s"${na}_${i}") }
r r
@ -52,7 +52,7 @@ object AbstractPipelineReg {
} }
class AsyncResetShiftReg(w: Int = 1, depth: Int = 1, init: Int = 0, name: String = "pipe") extends AbstractPipelineReg(w) { class AsyncResetShiftReg(w: Int = 1, depth: Int = 1, init: Int = 0, name: String = "pipe") extends AbstractPipelineReg(w) {
require(depth >= 0, "Depth must be greater than or equal to 0.") require(depth > 0, "Depth must be greater than 0.")
override def desiredName = s"AsyncResetShiftReg_w${w}_d${depth}_i${init}" override def desiredName = s"AsyncResetShiftReg_w${w}_d${depth}_i${init}"