riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Fix tests when !hwacha; disable hwacha by default

Browse Source
This commit is contained in:
Andrew Waterman committed 2014-02-06 03:08:33 -08:00
1 parent e20de64b8c
commit 11e69a73cd
6 files changed
+6 -8
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/RocketChip.scala
+1 -3
View File
@@ -257,9 +257,7 @@ class Top extends Module {
val vic = ICacheConfig(128, 1)
val hc = hwacha.HwachaConfiguration(vic, 8, 256, ndtlb = 8, nptlb = 2)
val rc = RocketConfiguration(tl, ic, dc,
fpu = HAS_FPU,
rocc = (c: RocketConfiguration) => (new hwacha.Hwacha(hc, c))
)
fpu = HAS_FPU)
val io = new VLSITopIO(HTIF_WIDTH)