riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

DebugModule: Use the power of RegisterRouter to simplify the DebugROM code.

Browse Source
This commit is contained in:
Megan Wachs 2016-10-26 11:23:52 -07:00 committed by Wesley W. Terpstra
parent 3df797fcab
commit 10d084b9f3
1 changed files with 3 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
src/main/scala/uncore/devices/Debug.scala
View File

@ -789,20 +789,11 @@ trait DebugModule extends Module with HasDebugModuleParameters with HasRegMap {
//-------------------------------------------------------------- //--------------------------------------------------------------
val romRegFields = if (cfg.hasDebugRom) { val romRegFields = if (cfg.hasDebugRom) {
// Inspired by ROMSlave cfg.debugRomContents.get.map( x => RegField.r(8, UInt(x.toInt & 0xFF)))
val romContents = cfg.debugRomContents.get
val romByteWidth = ramDataWidth / 8
val romRows = (romContents.size + romByteWidth - 1)/romByteWidth
List.tabulate(romRows) { ii => {
val slice = romContents.slice(ii*romByteWidth, (ii+1)*romByteWidth)
val line = UInt(slice.foldRight(BigInt(0)) { case (x,y) => ((y << 8) + (x.toInt & 0xFF))}, width = romByteWidth*8)
RegField.r(ramDataWidth, line)
}
}
} else { } else {
Seq(RegField(ramDataWidth)) Seq(RegField(8))
} }
//-------------------------------------------------------------- //--------------------------------------------------------------
// System Bus Access // System Bus Access
//-------------------------------------------------------------- //--------------------------------------------------------------