tilelink2: add a stub SRAM manager
This commit is contained in:
parent
a87c2d13e2
commit
0ff33a31a4
24
uncore/src/main/scala/tilelink2/SRAM.scala
Normal file
24
uncore/src/main/scala/tilelink2/SRAM.scala
Normal file
@ -0,0 +1,24 @@
|
|||||||
|
// See LICENSE for license details.
|
||||||
|
|
||||||
|
package uncore.tilelink2
|
||||||
|
|
||||||
|
import Chisel._
|
||||||
|
|
||||||
|
class TLRAM(address: AddressSet, beatBytes: Int = 4) extends TLFactory
|
||||||
|
{
|
||||||
|
val node = TLManagerNode(beatBytes, TLManagerParameters(
|
||||||
|
address = List(address),
|
||||||
|
regionType = RegionType.UNCACHED,
|
||||||
|
supportsGet = TransferSizes(1, beatBytes),
|
||||||
|
supportsPutPartial = TransferSizes(1, beatBytes),
|
||||||
|
supportsPutFull = TransferSizes(1, beatBytes),
|
||||||
|
fifoId = Some(0))) // requests are handled in order
|
||||||
|
|
||||||
|
lazy val module = Module(new TLModule(this) {
|
||||||
|
val io = new Bundle {
|
||||||
|
val in = node.bundleIn
|
||||||
|
}
|
||||||
|
|
||||||
|
// do stuff
|
||||||
|
})
|
||||||
|
}
|
Loading…
Reference in New Issue
Block a user