riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rename queue to Queue

Browse Source 
fixes build with case-insensitive file system
This commit is contained in:
Andrew Waterman
2012-08-08 22:11:32 -07:00
parent 897a4e349b
commit 0f20771664
10 changed files with 15 additions and 111 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/icache.scala
View File

@ -127,7 +127,7 @@ class rocketICache(sets: Int, assoc: Int, co: CoherencePolicyWithUncached) exten
}
tag_hit := any_hit
val finish_q = (new queue(1)) { new TransactionFinish }
val finish_q = (new Queue(1)) { new TransactionFinish }
finish_q.io.enq.valid := refill_done && io.mem.xact_rep.bits.require_ack
finish_q.io.enq.bits.global_xact_id := io.mem.xact_rep.bits.global_xact_id