riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

rocketchip: remove obsolete pDevices used during TL1=>2 migration

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2016-10-31 11:41:18 -07:00
1 parent af924d8c51
commit 0dbda2f07d
2 files changed
+5 -13
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/rocketchip/BaseTop.scala
+2 -3
View File
@@ -27,7 +27,6 @@ abstract class BaseTop(q: Parameters) extends LazyModule {
// the following variables will be refactored properly with TL2
val pInterrupts = new RangeManager
val pBusMasters = new RangeManager
val pDevices = new ResourceManager[AddrMapEntry]
TLImp.emitMonitors = q(TLEmitMonitors)
@@ -44,10 +43,10 @@ abstract class BaseTop(q: Parameters) extends LazyModule {
hasSupervisor = q(UseVM)
)
lazy val genGlobalAddrMap = GenerateGlobalAddrMap(q, pDevices.get, peripheryManagers)
lazy val genGlobalAddrMap = GenerateGlobalAddrMap(q, peripheryManagers)
private val qWithMap = q.alterPartial({case GlobalAddrMap => genGlobalAddrMap})
lazy val genConfigString = GenerateConfigString(qWithMap, c, pDevices.get, peripheryManagers)
lazy val genConfigString = GenerateConfigString(qWithMap, c, peripheryManagers)
implicit val p = qWithMap.alterPartial({
case ConfigString => genConfigString
case NCoreplexExtClients => pBusMasters.sum})