riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: allow MMIO to be misaligned (#1103)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-11-10 15:12:28 -08:00 committed by GitHub
parent a061b16ee3
commit 0cfa801bfc
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/coreplex/Ports.scala
View File

@ -86,7 +86,7 @@ trait HasMasterAXI4MMIOPort extends HasSystemBus {
private val device = new SimpleBus("mmio", Nil) private val device = new SimpleBus("mmio", Nil)
val mmio_axi4 = AXI4SlaveNode(Seq(AXI4SlavePortParameters( val mmio_axi4 = AXI4SlaveNode(Seq(AXI4SlavePortParameters(
slaves = Seq(AXI4SlaveParameters( slaves = Seq(AXI4SlaveParameters(
address = List(AddressSet(params.base, params.size-1)), address = AddressSet.misaligned(params.base, params.size),
resources = device.ranges, resources = device.ranges,
executable = params.executable, executable = params.executable,
supportsWrite = TransferSizes(1, params.maxXferBytes), supportsWrite = TransferSizes(1, params.maxXferBytes),
@ -165,7 +165,7 @@ trait HasMasterTLMMIOPort extends HasSystemBus {
private val device = new SimpleBus("mmio", Nil) private val device = new SimpleBus("mmio", Nil)
val mmio_tl = TLManagerNode(Seq(TLManagerPortParameters( val mmio_tl = TLManagerNode(Seq(TLManagerPortParameters(
managers = Seq(TLManagerParameters( managers = Seq(TLManagerParameters(
address = List(AddressSet(params.base, params.size-1)), address = AddressSet.misaligned(params.base, params.size),
resources = device.ranges, resources = device.ranges,
executable = params.executable, executable = params.executable,
supportsGet = TransferSizes(1, sbus.blockBytes), supportsGet = TransferSizes(1, sbus.blockBytes),