riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Use the new TileLink to Smi converter (#10)

Browse Source 
I pulled out the TileLink to Smi converter and put it in uncore so I can
use it for my own stuff.
This commit is contained in:
Palmer Dabbelt 2016-06-10 14:04:48 -07:00 committed by Andrew Waterman
parent 5562241a50
commit 0c695d8e83
1 changed files with 3 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
groundtest/src/main/scala/unittest.scala
View File

@ -464,21 +464,11 @@ class TileLinkToSmiConverterTest(implicit p: Parameters) extends UnitTest {
val outermostParams = p.alterPartial({ case TLId => "Outermost" }) val outermostParams = p.alterPartial({ case TLId => "Outermost" })
val smimem = Module(new SmiMem(32, 64)) val smimem = Module(new SmiMem(32, 64))
val conv1 = Module(new NastiIOTileLinkIOConverter()(outermostParams)) val conv = Module(new SmiIOTileLinkIOConverter(32, 6)(outermostParams))
val conv2 = Module(new SmiIONastiIOConverter(32, 6))
val driver = Module(new TileLinkToSmiConverterTestDriver()(outermostParams)) val driver = Module(new TileLinkToSmiConverterTestDriver()(outermostParams))
def decoupledNastiConnect(outer: NastiIO, inner: NastiIO) { conv.io.tl <> driver.io.mem
outer.ar <> Queue(inner.ar) smimem.io <> conv.io.smi
outer.aw <> Queue(inner.aw)
outer.w <> Queue(inner.w)
inner.r <> Queue(outer.r)
inner.b <> Queue(outer.b)
}
conv1.io.tl <> driver.io.mem
decoupledNastiConnect(conv2.io.nasti, conv1.io.nasti)
smimem.io <> conv2.io.smi
driver.io.start := io.start driver.io.start := io.start
io.finished := driver.io.finished io.finished := driver.io.finished
} }