riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

cleanup of conflicts; allocation bugfix

Browse Source
This commit is contained in:
Henry Cook
2015-02-06 13:20:44 -08:00
parent 7b86ea17cf
commit 0c66e70f14
4 changed files with 13 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
uncore/src/main/scala/tilelink.scala
View File

@ -49,6 +49,9 @@ trait ClientToClientChannel extends TileLinkChannel // Unused for now
//
trait HasCacheBlockAddress extends TLBundle {
val addr_block = UInt(width = tlBlockAddrBits)
def conflicts[T <: HasCacheBlockAddress](that: T) = this.addr_block === that.addr_block
def conflicts[T <: HasCacheBlockAddress](addr: UInt) = this.addr_block === addr
}
trait HasTileLinkBeatId extends TLBundle {