riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

make AtosSerializedIO clock divisible

Browse Source
This commit is contained in:
Howard Mao 2016-02-24 23:10:06 -08:00
parent 1dc8af894e
commit 0bf8d07aba
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
junctions/src/main/scala/atos.scala
View File

@ -293,6 +293,8 @@ class AtosManagerConverter(implicit p: Parameters) extends AtosModule()(p) {
class AtosSerializedIO(w: Int)(implicit p: Parameters) extends ParameterizedBundle()(p) {
val req = Decoupled(Bits(width = w))
val resp = Decoupled(Bits(width = w)).flip
val clk = Bool(OUTPUT)
val clk_edge = Bool(OUTPUT)
override def cloneType = new AtosSerializedIO(w)(p).asInstanceOf[this.type]
}