riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge pull request #54 from ucb-bar/fsim-no-htif

Browse Source 
The FPGA doesn't have an HTIF clock divider
This commit is contained in:
Palmer Dabbelt 2016-02-22 20:02:03 -08:00
commit 0ac5c07683
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
csrc/htif_emulator.h
View File

@ -24,7 +24,11 @@ class htif_emulator_t : public htif_pthread_t
void set_clock_divisor(int divisor, int hold_cycles) void set_clock_divisor(int divisor, int hold_cycles)
{ {
#ifdef UNCORE_SCR__HTIF_IO_CLOCK_DIVISOR
/* We only want to write the HTIF clock divisor SCR on targets where it
* actually exists (there isn't one on the FPGA, for example). */
write_cr(-1, UNCORE_SCR__HTIF_IO_CLOCK_DIVISOR, divisor | hold_cycles << 16); write_cr(-1, UNCORE_SCR__HTIF_IO_CLOCK_DIVISOR, divisor | hold_cycles << 16);
#endif
} }
void start() void start()