riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fix FMUL sign of zero

Browse Source
This commit is contained in:
Andrew Waterman 2017-06-05 17:25:27 -07:00
parent 87a5665e43
commit 07ad9203ff
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/tile/FPU.scala
View File

@ -551,9 +551,8 @@ class FPUFMAPipe(val latency: Int, val t: FType)(implicit p: Parameters) extends
val valid = Reg(next=io.in.valid) val valid = Reg(next=io.in.valid)
val in = Reg(new FPInput) val in = Reg(new FPInput)
when (io.in.valid) { when (io.in.valid) {
val signProd = io.in.bits.in1(maxType.sig + maxType.exp) ^ io.in.bits.in2(maxType.sig + maxType.exp)
val one = UInt(1) << (t.sig + t.exp - 1) val one = UInt(1) << (t.sig + t.exp - 1)
val zero = signProd << (t.sig + t.exp) val zero = UInt(1) << (t.sig + t.exp)
val cmd_fma = io.in.bits.ren3 val cmd_fma = io.in.bits.ren3
val cmd_addsub = io.in.bits.swap23 val cmd_addsub = io.in.bits.swap23
in := io.in.bits in := io.in.bits