riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Don't report I$ fetch faults on TLB misses!

Browse Source
This commit is contained in:
Andrew Waterman 2016-10-04 14:36:58 -07:00
parent 516481b68b
commit 064c9ebdc6
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/frontend.scala
View File

@ -77,7 +77,7 @@ class Frontend(implicit p: Parameters) extends CoreModule()(p) with HasL1CachePa
s2_pc := s1_pc
s2_speculative := s1_speculative
s2_cacheable := tlb.io.resp.cacheable
s2_xcpt_if := tlb.io.resp.xcpt_if
s2_xcpt_if := tlb.io.resp.xcpt_if && !tlb.io.resp.miss
}
}
when (io.cpu.req.valid) {