riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

build: include chiselName and give an example of using it (#738)

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-05-12 06:25:58 -07:00
committed by GitHub
parent 18725a05b0
commit 05e7501e7a
2 changed files with 5 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
project/build.scala
View File

@ -15,7 +15,8 @@ object BuildSettings extends Build {
parallelExecution in Global := false,
traceLevel := 15,
scalacOptions ++= Seq("-deprecation","-unchecked"),
libraryDependencies ++= Seq("org.scala-lang" % "scala-reflect" % scalaVersion.value)
libraryDependencies ++= Seq("org.scala-lang" % "scala-reflect" % scalaVersion.value),
addCompilerPlugin("org.scalamacros" % "paradise" % "2.1.0" cross CrossVersion.full)
)
lazy val chisel = project in file("chisel3")