riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

add back decoupled NASTI connection at edge of RocketChip

Browse Source
This commit is contained in:
Howard Mao 2015-11-02 17:01:28 -08:00
parent 51116e0674
commit 04d92dddbd
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/main/scala/RocketChip.scala
View File

@ -110,12 +110,14 @@ class Top(topParams: Parameters) extends Module with HasTopLevelParameters {
uncore.io.tiles_cached <> tileList.map(_.io.cached).flatten uncore.io.tiles_cached <> tileList.map(_.io.cached).flatten
uncore.io.tiles_uncached <> tileList.map(_.io.uncached).flatten uncore.io.tiles_uncached <> tileList.map(_.io.uncached).flatten
io.host <> uncore.io.host io.host <> uncore.io.host
io.mem <> uncore.io.mem
if (p(UseBackupMemoryPort)) { io.mem_backup_ctrl <> uncore.io.mem_backup_ctrl } if (p(UseBackupMemoryPort)) { io.mem_backup_ctrl <> uncore.io.mem_backup_ctrl }
// Memory cache type should be normal non-cacheable bufferable io.mem.zip(uncore.io.mem).foreach { case (outer, inner) =>
io.mem.map(_.ar.bits.cache := UInt("b0011")) TopUtils.connectNasti(outer, inner)
io.mem.map(_.aw.bits.cache := UInt("b0011")) // Memory cache type should be normal non-cacheable bufferable
outer.ar.bits.cache := UInt("b0011")
outer.aw.bits.cache := UInt("b0011")
}
// tie off the mmio port // tie off the mmio port
val errslave = Module(new NastiErrorSlave) val errslave = Module(new NastiErrorSlave)