riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

generate consts.vh from chisel source

Browse Source
This commit is contained in:
Yunsup Lee committed 2014-09-10 17:14:55 -07:00
1 parent cfecd8832d
commit 02c08a156f
8 files changed
+23 -27
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/PublicConfigs.scala
+4 -4
View File
@@ -9,7 +9,7 @@ class DefaultConfig extends ChiselConfig {
val topDefinitions:World.TopDefs = {
(pname,site,here) => pname match {
//HTIF Parameters
case HTIFWidth => 16
case HTIFWidth => Dump("HTIF_WIDTH", 16)
case HTIFNSCR => 64
case HTIFOffsetBits => site(CacheBlockOffsetBits)
case HTIFNCores => site(NTiles)
@@ -21,9 +21,9 @@ class DefaultConfig extends ChiselConfig {
case PermBits => 6
case PPNBits => site(PAddrBits) - site(PgIdxBits)
case VPNBits => site(VAddrBits) - site(PgIdxBits)
case MIFTagBits => 5
case MIFDataBits => 128
case MIFAddrBits => site(PAddrBits) - site(CacheBlockOffsetBits)
case MIFTagBits => Dump("MEM_TAG_BITS", 5)
case MIFDataBits => Dump("MEM_DATA_BITS", 128)
case MIFAddrBits => Dump("MEM_ADDR_BITS", site(PAddrBits) - site(CacheBlockOffsetBits))
case MIFDataBeats => site(TLDataBits)/site(MIFDataBits)
//Params used by all caches
case ECCCode => None