1
0
rocket-chip/README

66 lines
1.4 KiB
Plaintext
Raw Normal View History

2012-10-15 19:54:47 +02:00
Quick and dirty instructions:
CHECKOUT THE CODE:
git submodule update --init --recursive
2012-10-15 19:54:47 +02:00
BUILDING THE TOOLCHAIN:
To build RISC-V ISA simulator, frontend server, proxy kernel and newlib based GNU toolchain:
2013-04-24 11:05:28 +02:00
export RISCV=/path/to/riscv/toolchain/installation
2013-05-13 20:19:55 +02:00
cd riscv-tools
2012-10-15 19:54:47 +02:00
./build.sh
To build asm tests and benchmarks (you must have the RISC-V toolchain installed and in your path):
2013-04-24 11:05:28 +02:00
cd riscv-tests/isa/
make -j
2012-10-15 19:54:47 +02:00
2013-05-13 20:19:55 +02:00
cd riscv-tests/benchmarks
2013-04-24 11:05:28 +02:00
make -j
2012-10-15 19:54:47 +02:00
BUILDING THE PROJECT:
To build the C simulator:
cd emulator
make
To build the VCS simulator:
cd vlsi/build/vcs-sim-rtl
make
in either case, you can run a set of assembly tests or simple benchmarks:
make run-asm-tests
make run-vecasm-tests
make run-vecasm-timer-tests
make run-bmarks-test
To build a C simulator that is capable of VCD waveform generation:
cd emulator
make emulator-debug
(note that you must have run "make emulator" at least once before
running "make emulator-debug")
2012-10-15 19:54:47 +02:00
And to run the assembly tests on the C simulator and generate waveforms:
make run-asm-tests-debug
make run-vecasm-tests-debug
make run-vecasm-timer-tests-debug
make run-bmarks-test-debug
UPDATING TO A NEWER VERSION OF CHISEL:
To grab a newer version of chisel:
2013-05-13 20:19:55 +02:00
git submodule update --init
2012-10-15 19:54:47 +02:00
cd chisel
git pull origin master