riscv/freedom
1
0
Fork 0
Code Issues Releases Activity
f4375c2266
freedom/fpga/e300artydevkit/script
History
Richard Xia c14985f3a7 Remove verilog header files built from Chisel .prm file.
2016-11-30 14:30:05 -08:00
..
board.tcl Initial commit. 2016-11-29 05:23:11 -08:00
cfgmem.tcl Initial commit. 2016-11-29 05:23:11 -08:00
impl.tcl Initial commit. 2016-11-29 05:23:11 -08:00
init.tcl Initial commit. 2016-11-29 05:23:11 -08:00
ip.tcl Initial commit. 2016-11-29 05:23:11 -08:00
prologue.tcl Remove verilog header files built from Chisel .prm file. 2016-11-30 14:30:05 -08:00